[1]
Aziz, S.M. and Ahmed, I. 1998. Easily Testable Array Multiplier Design Using VHDL.
Malaysian Journal of Computer Science
. 11, 2 (Dec. 1998), 1–7.